• No results found

Update of the “Digital EMC project”

N/A
N/A
Protected

Academic year: 2021

Share "Update of the “Digital EMC project”"

Copied!
13
0
0

Bezig met laden.... (Bekijk nu de volledige tekst)

Hele tekst

(1)

MICAS Department of Electrical Engineering (ESAT)

Update of the “Digital EMC project”

December 12, 2006

AID–EMC: Low Emission Digital Circuit Design

Junfeng Zhou Wim Dehaene

KULeuven ESAT-MICAS

(2)

MICAS Department of Electrical Engineering (ESAT)

Part I: Additional TF measurement – high frequency up to 2 GHz, – current injection method.

Part II: New structure ready for FIB (Focusd ion beam) work

frequency domain,

time domain ,

conclusion.

Part III: Future plan and related work

Outline

(3)

MICAS Department of Electrical Engineering (ESAT)

Measured TF up to 2 GHz

1GHz 100MHz

10MHz 1MHz

> 30 dB

(4)

MICAS Department of Electrical Engineering (ESAT)

Measured TF –

AC - current injected by current probe

100MHz 10MHz

1MHz

> 30 dB

(5)

MICAS Department of Electrical Engineering (ESAT)

New structure for FIB work

stimulus

1. Req : moving the output pole to high frequency, improving the dynamic di/dt rejection

2. R_ndl: parasitic resistance introduced by FIB

3. C_offchipC_offchip: :

a.a. Make the Vctrl dominant,Make the Vctrl dominant, b.b. Emulate the reduction of Emulate the reduction of

GmGmOTAOTA

(6)

MICAS Department of Electrical Engineering (ESAT)

New structure for FIB work -cont.

Vref -

+

RLoad

Ctank Vctrl

VDD_input Caux

Mp

Raux

Rc OTA

Req

Req

(7)

MICAS Department of Electrical Engineering (ESAT)

Current TF vs. R ndl

Ctank: 100 pF Iload : 1 mA Coff-chip: 100 nF Req : 10 K

30 Ohms

20 Ohms

10 Ohms

TF vs. R

ndl

-3dB

-10 dB

-20 dB

-30 dB

-40 dB

-50 dB

100k 10M 1G

1K

150 KHz

In real situation,

R

ndl

is gone !!

(8)

MICAS Department of Electrical Engineering (ESAT)

Current TF vs. I Load

Ctank: 100 pF Rndl : 20 ohm Coff-chip: 100 nF Req : 10 K

40 mA 9 mA

100 uA

TF vs. I

Load

-3dB

-10 dB

-20 dB

-30 dB

-40 dB

-50 dB

100k 10M 1G

1K

2 mA 447 uA

150 KHz

(9)

MICAS Department of Electrical Engineering (ESAT)

Transient simulation

IVDD

Vout

Vctrl

Coffchip=100 nF, Rndl=30 Ohm, RReqeq=1K Ohm, C=1K Ohm tank=100 pF.

Pulse width = 10 ns, Time interval = 500 ns

(10)

MICAS Department of Electrical Engineering (ESAT)

Transient simulation – cont.

IVDD

Vout

Vctrl

Coffchip=100 nF, Rndl=30 Ohm, RReqeq=10K Ohm, C=10K Ohm tank=100 pF.

Pulse width = 10 ns, Time interval = 500 ns

too low

Can not recover to 8V

(11)

MICAS Department of Electrical Engineering (ESAT)

Conclusion on the FIB work

Basically, this new structure ready for FIB works fine both in Basically, this new structure ready for FIB works fine both in frequency and time domain,

frequency and time domain,

The smaller R The smaller R

ndl ndl

, the better EMI suppression and the lower the , the better EMI suppression and the lower the -3 dB frequency. It won’t hurt in real situation.

-3 dB frequency. It won’t hurt in real situation.

Trade-off on R Trade-off on R

eq eq

: :

The smaller R The smaller R

eq eq

, the lower 3-dB frequency and the higher , the lower 3-dB frequency and the higher current peak the EMI-Suppressing Regulator can sustain;

current peak the EMI-Suppressing Regulator can sustain;

However, the smaller R However, the smaller R

eq eq

, the more DC currents the circuit , the more DC currents the circuit burns.

burns.

(12)

MICAS Department of Electrical Engineering (ESAT)

Future plan

FIB the EMI-Suppressing regulator & measurements, FIB the EMI-Suppressing regulator & measurements,

Characterization & quantification of EME from AMIS digital test Characterization & quantification of EME from AMIS digital test structures,

structures,

The effectiveness of direct supply, LDO or serial regulator on EMC The effectiveness of direct supply, LDO or serial regulator on EMC performance,

performance,

The impact of lowering the digital supply voltage on EMC performance,The impact of lowering the digital supply voltage on EMC performance,

The impact of the number of gates on EMC performance, The impact of the number of gates on EMC performance,

The impact of using D_FF or MS_FF on EMC performance,The impact of using D_FF or MS_FF on EMC performance,

The effectiveness of distributed NMOS, PMOS and MIM decoupling The effectiveness of distributed NMOS, PMOS and MIM decoupling capacitors,

capacitors,

Prediction of EME of digital circuits, Prediction of EME of digital circuits,

(13)

MICAS Department of Electrical Engineering (ESAT)

Questions

Thank you for your attention

Referenties

GERELATEERDE DOCUMENTEN

When the student enters her name, the document is cleared: all fields that support questions from the oQuestion, shortquiz, and quiz environments; all fields whose commands begin

Setup-1: Directly 3.3 V supply Setup-2: Series Regulator. Setup-3: EMI-Suppressing Reg +

MICAS Department of Electrical Engineering (ESAT).. AID–EMC: Low Emission Digital

Comparison of internal and external clock on Current Current Spectrum of VDD2

Bush, D.R., ” Spread spectrum clock generation for the reduction of radiated emissions”, IEEE International Symposium on Electromagnetic Compatibility, 1994, pp 227-231..

 Refine Theoretical analysis on EMC reduction and maximum current capability.  Continue research on the Clock

 MSFF offers more degrees of freedom for di/dt reduction:. 

We measured soleus H-reflex in standing position, active time of establishing balance control, number of hand supports because of losing balance, distance and speed of balance