• No results found

A temperature and disturbance insensitive calibration method for high speed digital to analog converters

N/A
N/A
Protected

Academic year: 2021

Share "A temperature and disturbance insensitive calibration method for high speed digital to analog converters"

Copied!
7
0
0

Bezig met laden.... (Bekijk nu de volledige tekst)

Hele tekst

(1)

A temperature and disturbance insensitive calibration method

for high speed digital to analog converters

Citation for published version (APA):

Bechthum, E., Radulov, G. I., & Roermund, van, A. H. M. (2011). A temperature and disturbance insensitive calibration method for high speed digital to analog converters. In Proceedings of the interface for dutch ICT-research(ICT.OPEN), 14-15 November 2011, Veldhoven, Netherlands (pp. 1-6)

Document status and date: Published: 01/01/2011

Document Version:

Accepted manuscript including changes made at the peer-review stage

Please check the document version of this publication:

• A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.

• The final author version and the galley proof are versions of the publication after peer review.

• The final published version features the final layout of the paper including the volume, issue and page numbers.

Link to publication

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. • Users may download and print one copy of any publication from the public portal for the purpose of private study or research. • You may not further distribute the material or use it for any profit-making activity or commercial gain

• You may freely distribute the URL identifying the publication in the public portal.

If the publication is distributed under the terms of Article 25fa of the Dutch Copyright Act, indicated by the “Taverne” license above, please follow below link for the End User Agreement:

www.tue.nl/taverne

Take down policy

If you believe that this document breaches copyright please contact us at:

openaccess@tue.nl

providing details and we will investigate your claim.

(2)

A temperature and disturbance insensitive

calibration method for high speed Digital to Analog

Converters

Elbert Bechthum, Georgi Radulov, Arthur van Roermund

Eindhoven University of Technology, Department of Electrical Engineering, The Netherlands

Email: E.Bechthum@tue.nl

Abstract— The accuracy of a Digital to Analog Converter

(DAC) is crucial for its operation. Due to production tolerances

[1], the DAC static accuracy is limited, increasing the

Integral Non-Linearity (INL). Traditionally, various calibration techniques are used to improve the INL [2].

In a Current Steering (CS) DAC, the output signal is generated by switchable current sources, the current cells, see Fig. 1. Typically, calibration techniques incorporate an additional current source (Calibration DAC, CALDAC) in each current cell, which adds a correction current to the main current source thereby cancelling the error of the main current source. However, the response of the CALDAC to voltage disturbances and temperature variations differs from the response of the main current source.

In the proposed calibration method, the new current cell contains the same unit transistors for both the main current source and the CALDAC, guaranteeing matched response for all current cells. The CALDAC contains an excess of current source unit transistors. Hence, some of these transistors in the CALDAC must be enabled and others must be disabled. By carefully selecting the enabled transistors, the mismatch of the enabled CalDAC transistors cancel the mismatch of the main current source of the current cell.

Therefore, all calibrated current cells feature matched temperature coefficients and disturbance response. For an exemplary 6+6bits segmented current steering DAC, the expected 99% yield INL improves with almost 3 bits while using only 30% additional unit transistors.

Index Terms— DAC, Linearity, Calibration, Disturbance response, Temperature response

I. INTRODUCTION

The static DAC linearity, e.g. INL (Integral Non Linearity), is mainly limited by the finite matching of the DAC current source transistors. The mismatch between identically sized and biased transistors is given in (1) [1].

I ¯ I 2 = A2 β+ 4A2 V T (VGS− VT) 2 ! · 1 2W L (1)

Using large devices (W · L) reduces the random mismatch, but increases occupied area and hence increases the systematic mismatch and degrades high-frequency performance. The dynamic linearity, e.g. SFDR (Spurious Free Dynamic Range), is usually limited by the achieved static linearity, and further reduced at high speeds by the parasitic capacitances and resistances of the current source transistors. Therefore, to achieve high linearity at high speed, both small and accurate current source transistors are necessary.

To improve the DAC static linearity and to reduce the size of the DAC current source transistors, calibration of the mismatch errors of the DAC current sources can be used. An example of calibration in a Current Steering DAC (CSDAC) is shown in Fig. 1 [2]. For an analysis of different correction methods, see [3].

OPERATIONAL CIRCUIT

CALIBRATION CIRCUIT

CALIBRATED UNIT ELEMENT (CUE) Vb2 Cal_on Vb1 M1 Cal_off M2 M3 ,o n M 3 ,o ff Calibrating DAC (CALDAC) Imain Icor Icue CALIBRATED CURRENT SOURCE

Fig. 1. Implementation of CalDAC calibration principle in a current cell[2] Two types of calibration strategies can be distinguished: foreground and background calibration. Background calibration is continuously running while the DAC is actively used [4]. It suffers from increased power consumption during operation and the output signal may be polluted by spurious emissions of the calibration activities. Foreground calibration is only active when the DAC is idle, e.g. at startup, and hence avoids the aforementioned disadvantages. However, discrepancies in the environment between calibration and use, e.g. temperature or supply voltage, can reduce the advantages of the calibration. In addition, the advantages of the existing calibration methods also reduce at high speeds [4].

The proposed foreground calibration method uses identical unit transistors in both the current source and the CalDAC to guarantee matched responses to disturbances and temperature variations. The current cell is calibrated by combining unit transistors with opposite mismatch within one current cell such that their combined mismatch is minimized.

The next section explains the temperature and disturbance sensitivity of the conventional calibration. In section III, a new

(3)

CalDAC implementation and calibration algorithm is proposed which is insensitive to temperature variations and disturbances. Section IV shows simulation results.

II. TEMPERATURE AND DISTURBANCE DEPENDENCE An exemplary schematic of a CSDAC using CalDAC calibration is shown in Fig. 1, which is used in [5] and [6]. In the current cell, named Calibrated Unit Element (CUE), transistor M1 is the main current source with output current Imain. Due to process spreading and systematic mismatches, the value of Imaindeviates from the nominal designed value Imain, i.e. for the n-th current source:

Imain,n= Imain+ Ierror,n (2) The CalDAC generates a correction current Icor,n such that the output of each CUE Icue,n equals the value of Icue:

Icue,n= Imain+ Ierror,n+ Icor,n= Icue. (3) In the example of Fig. 1, the state of transistors M3,of f and M3,ondecides if the CUE output current is either used for the normal operation of the DAC or connected to the Calibration

circuitand measured for calibration.

An exemplary implementation of a conventional CalDAC is shown in Fig. 2 [6], [7]. The main current source M1 consists of M transistors. The CalDAC, consisting of transistors Mcal,1 to Mcal,N, adds the required correction current. Fig. 3 shows

N-bit CALDAC

CALIBRATED CURRENT SOURCE, Vb1 > Vbcal Vb1 1b mem 1b mem M1 W2/L2 M(W1/L1) 2W2/L2 Mcal,1 Mcal,2... 2N-1W 2/L2 Mcal,N 1b mem Vbcal

1st bit 2nd bit Nth bit

Main current source made of M units

Icue I

cor

Imain

Fig. 2. Conventional implementation of the CalDAC

an example of how the currents in the CUE are combined.

Icue C u rr en t Imain=M units CalDAC range Unit current LSBCalDAC Icor

Fig. 3. Current addition in a conventional CalDAC

To achieve high post-calibration static linearity, the LSB of the CalDAC should be much smaller than the LSB of the DAC

[8]. Therefore, the transistors of the CalDAC have a smaller overdrive voltage (VGS− VT) and also usually different width (W) and length (L) with respect to the main current source transistors. With the exemplary DAC of [6], measurements show that a relative correction step of ILSB,cor

ILSB,main < 0.2

results in a 12 bits linearity and a relative correction step of ILSB,cor

ILSB,main <0.1 results in a 13 bits linearity [3].

The range of the CalDAC output current must be chosen such that all expected mismatch values of the main current source can be corrected. The range of the expected mismatch values can be calculated with the well known MOST matching formula of (1).

A. Temperature response

The bias voltage of the CMOS DAC main current sources is usually generated by a reference current and a diode connected transistor, which is illustrated in Fig. 4. The relationship

I

main

I

ref

M

1,0

M

1,1

M

1,2

M

1,N

V

b1

Fig. 4. Usual way of generating DAC main current source bias voltage between transistor current and gate-source voltage is:

ID =

µCoxW

2L (VGS− VT) 2

. (4)

In the biasing configuration of Fig. 4, the drain current ID is constant and the mobility µ in (4) is dependent on temperature, hence VGS− VT is dependent on temperature.

The mismatch between the output current of the identically biased transistors M1,x is given by (1). For high performance DACs, the main current source transistor is usually much larger than the feature size of modern CMOS processes. Thus, the current mismatch is dominated by the threshold voltage mismatch:  σI I 2 = 4A 2 V T (VGS− VT) 2 · 1 2W L. (5)

This assumption is confirmed by measurements of an existing DAC implementation [8].

It is shown that the mismatch is dependent on VGS− VT, and that VGS− VT is dependent on temperature, hence the matching of identically biased transistors is dependent on temperature. At high temperatures, the mobility of the carriers (µ) decreases. Therefore, at high temperatures, VGS − VT increases to compensate for the decreasing µ. Together with the matching equation of (5), it is clear that when the temperature increases, i.e. VGS− VT increases, the relative threshold mismatch decreases.

Mismatch measurements of the existing DAC at normal and high temperature confirm this analysis. Fig. 5 shows the standard deviation of the output current of the 15 unary current cells. The mismatch clearly exhibits a square root dependence on the drain current, which is in conformance with (5) in

(4)

combination with the drain current relationship of a MOS transistor in saturation, as shown by (4).

In the discussed conventional CUE, the mismatch of a main current source is compensated by the nominal value of the CalDAC output current, i.e. Icue,n = Imain + Ierror,n+ Icor,n. Imain and Icor,n are set by temperature independent references, while Ierror,nis temperature dependent. Therefore, the temperature coefficient of Icue,n depends on the ratio between Icue,n and Ierror,n. Fig. 6 shows the buildup of the output current of two exemplary CUEs. The CUEs are calibrated at T = 25◦C, but for T 6= 25C, the CalDAC calibration is not valid. In the analysis above, it is assumed that the CalDAC transistors which generate Icor,ndo not have mismatch and hence no temperature dependence.

In reality, mismatch is present, and hence the CalDAC output current Icor,n is dependent on temperature. However, the biasing voltage Vb,cal of the CalDAC is higher than the bias voltage of the DAC main current sources M1. Hence, the mismatch of the CalDAC transistors is less than the main current source mismatch. Moreover, because of different biasing voltage, temperature dependence of the CalDAC is totally different than the temperature dependence of the main current source. This introduces additional cell-dependent temperature response.

To quantify the temperature dependence, a simple transistor level schematic based on [6] is realized and simulated. Two calibrated CUEs with threshold voltage mismatch between each other are simulated over a temperature range of −50◦C to 125◦C. The temperature dependence of the CUEs output current difference, i.e. errorLow− errorHigh, can be as large as 8 CalDAC LSBs, which is 1.3% of the CUE output current. Thus, for foreground calibration, the INL degrades and also the SFDR worsens when temperature changes. This phenomenon is confirmed by INL and SFDR measurements of an existing DAC [8].

B. Disturbance response

Next to the discussion about the temperature dependence of the calibration, the CUEs also exhibit a calibration dependent disturbance response. It can easily be argued that two CUEs with different ratios between main current and CalDAC

0.2 0.4 0. 0 0.2 0.4 0.6 0.8 I σ / I D (% ) 0.8 1 1.2 6 D (mA) Mismatch at 25°C Mismatch at 90 Fitted square root

° C INL=8.1LSB INL=6.8LSB INL=4.6LSB INL=4.0LSB INL=3.7LSB INL=3.0LSB

Fig. 5. For an existing DAC current cell array, increasing the bias current and hence the output current improves the output current standard deviation. More importantly, the output current matching improves for higher temperature.

Temp. 25°C Iu C u rre n t e rro r H ig h e rro r L o w THigh TLow I co r,1 I ma in ,1 I co r,1 I ma in ,1 I co r,1 I ma in ,1 I co r,2 I ma in ,2 I co r,2 I ma in ,2 I co r,2 I ma in ,2 Thermal cage I1 Imain,1 Icor,1 I2 Imain,2 Icor,2

Fig. 6. Output current temperature dependence of two CUEs

current have different responses to a disturbance on the gate node of the CalDAC current sources. This also holds for disturbances on other nodes of the CUEs. For an exemplary DAC implemented in a CMOS 65nm process, the disturbance sensitivity is simulated using the circuit of Fig. 7. The

Imain,1 Icor,1 Icue,1 Vbcal Vb1 Imain,2 Icor,2 Icue,2 Vb1 Disturbance

Fig. 7. Circuit for simulating the disturbance sensitivity of a CalDAC implementation

simulation circuit consists of two current cells with different correction currents and a disturbance at the common bias voltage node Vbcal. The disturbance response is defined as the difference in the output current response of the two current cells: Icue,1−Icue,2

Icue,1 . The result of an AC-simulation of the

disturbance response of two CUEs with different correction current is shown by the top waveform of Fig. 8.

The cell dependent response difference of more than 50% (6dB) will certainly introduce input code dependent behavior, which results in spurious emissions, significantly reducing the SFDR. I(d B) Freq(Hz) Conventional CalDAC Proposed CalDAC

Fig. 8. Difference in response of two current cells with different calibrated mismatch for both the conventional CalDAC and the new proposed CalDAC

III. PROPOSED NEW CALIBRATION METHOD To match the response of the correction hardware to temperature and on-chip disturbances, and hence extend the

(5)

advantages of the foreground calibration, a new calibration method is proposed.

In the proposed CUE, only identical unit transistors are used in every CUE. These unit transistors are divided in two groups, M − K unit transistors are in the fixed group and K+ X unit transistors are in the configurable group. The M − K unit transistors in the fixed group are always enabled. K unit transistors in the configurable group are enabled and X units are disabled. The M − K units of the fixed group and K units of the configurable group together generate the same nominal output current as the M unit transistors in the main current source of the conventional CalDAC configuration. Which K of the K+ X units in the configurable group enabled, is chosen such that the mismatch of the configurable group transistors compensate the mismatch of the fixed group and together generate the desired output current.

A novel principle is the use of identical unit transistors for both the fixed group and the configurable group, sharing a common bias voltage, providing a matched response for every CUE in the DAC. Another novel concept is to compensate the mismatch of the fixed group of transistors in the current cell with the mismatch of the configurable group transistors, generating a temperature stable and disturbance insensitive calibration.

A. Hardware

A schematic overview of the new CalDAC implementation is shown in Fig. 9. The M −K main current source transistors provide the fixed current Imain. K units in the group of P= K + X unit transistors in the CalDAC are switched on to generate the correction current Icor. The value of X defines the added amount of redundant current sources with respect to the M -transistor intrinsic current cell. The value of P is an indication of the calibration freedom but also of the added layout complexity, since every transistor in the CalDAC is controlled separately.Fig. 10 shows an example of how the currents in the CUE are combined.

CALIBRATED CURRENT SOURCE Vb1 1b mem mem1b M1 W1/L1 (M-K)(W1/L1) W1/L1 Mcal,1 Mcal,2... W1/L1 Mcal,P 1b mem 1st unit 2nd unit Pth cell Main current source

made of M-K units CALDAC made of P=K+X units

Icue I

cor

Imain

Fig. 9. Proposed Caldac with common transistor dimensions and biasing

B. Algorithm

The algorithm to find the optimal correction for a current source is explained using a segmented DAC architecture, of which the Least Significant Bits (LSBs) are implemented using binary current cells and the Most Significant Bits (MSBs) are implemented with unary coded current cells. Note that the described method can also be applied to a fully unary or binary coded DAC. Icor=K units Icue C u rr en t CalDAC=K+X units Fig. 10. Current addition in the novel CalDAC

Two different calibration methods are used for the unary current cells and the binary current cells, which are described separately. The flowchart of the complete calibration algorithm is shown in Fig. 11 Calibrate binary current cells Calibrate unary current cells Measure all CalDAC transistors i=1:NBIN Sort CalDAC i transistors |IBIN,i-Iref| minimal?

Iref = average of CalDAC transistors N N Y Y Swap two CalDAC transistors i=NBIN?

Iref=IBIN,i+Iref

i=1:NUN

Iref = ILSB+∑IBIN

Sort CalDAC i transistors

IUN,i<Iref? N

Y Swap two CalDAC transistors N Y i=NUN? Start End

Fig. 11. Flowchart of complete calibration algorithm

1) Unary current cells: The principle of the calibrating algorithm of one CUE is to select which transistors of the CalDAC should be switched on such that Icue is properly corrected. Fig. 12 gives an example, where M = 8, K = 3 and X= 3. The top figure shows the output amplitude of the unit transistors (which are named a-k), and gives the first step. Transistors a to e are in the fixed group and hence are always enabled. Transistors f to k are in the configurable group. The first step in the algorithm is to sort the transistors in the CalDAC according to their output amplitude and then switch on K of the highest amplitude transistors. In the example, transistors f to h have the highest output current of the six CalDAC transistors and hence are enabled. Transistors i to k have the lowest output current and hence are disabled.

(6)

X units K units M-K units On Off 1 2 3 1 2 3 0 Iref

Fixed part Configurable part

C u rre n t so u rce a mp lit u d e First step Second step f g h i j k a b c d e a b c d e a b c d e a b c d e a b c d e f g h f f f g i h i j h Fig. 12. Example of the calibration algorithm

The second step in the algorithm is to swap transistors between the on-group and the off-group in the configurable group until the total output current becomes less than the reference. The top diagram of Fig. 12 indicates the first three swap actions (named 1-3). The bottom diagram gives the resulting total output current of the CUE for the initial state (named0) and after each swap action. The algorithm will stop after swap step3, because the total output current is less than the reference Iref.

For the calibration of the unary current cells, the reference consists of the sum of all binary current cells and one LSB current source as in [7]. Therefore, the binary current cells should be calibrated before the unary current cell calibration. The main hardware component necessary to implement the algorithm for the unary current cells is a comparator to sort the transistors and compare the reference and the CUE total output current. The algorithm can be realized as a simple Finite State Machine (FSM).

2) Binary current cells: The algorithm to calibrate the binary current cells is largely identical to the algorithm for the unary current cells. Since the amplitude of each binary current cell is different from the others, the calibration of each binary current cell requires a separate reference current. For the calibration of Nlsb binary current cells, Nlsb reference currents are required, with a ratio of 2 between two successive references. Since exact current ratios are difficult to implement in the analog domain, the complete binary calibration algorithm is implemented in the digital domain. Therefore, all unit transistor currents are measured using an Analog to Digital Converter (ADC), and all transistor sorting, swapping and output current calculation can be done digitally. To be insensitive to gain and offset errors of the ADC, the main current source of the binary current cells is omitted (M − K = 0). Instead, the current cell output current is constructed using the separately measured unit transistors of the CalDAC. The algorithm is insensitive to the ADC offset and gain error since all unit transistors share the same ADC errors with equal relative importance.

For the binary calibration, the simple comparator check in the unary current cell calibration is replaced by a check if the difference between the reference and the total output

current is minimal. The reference for the binary calibration is generated by separately measuring all CalDAC transistors of the complete DAC with the ADC, computing the average and multiplying by the corresponding power of two.

The necessary hardware to implement the binary current cell calibration is the ADC and a FSM. The ADC does not need to be fast or accurate and is modeled as a Successive Approximation (SAR) ADC [6], [7] with 5 bits linearity. The additional area for the ADC and the FSM is negligible compared to the area of the current source array.

IV. SIMULATION RESULTS

A. Algorithm

The presented new calibration algorithm is validated using a Matlab model of a 6+6 (unary + binary) bits segmented DAC. All current cells are based on the same unit transistor. The LSB current cell consists of 1 transistor, the next current cell of 2 transistors, etc. Thus, the unary current cell has a weight of2N lsb LSB, and hence consists of M = 64 transistors.

There is a trade-off between the additional hardware and hardware complexity in the choice for K and X. The achieved improvement between the intrinsic INL and the calibrated INL depends on K and X. Monte Carlo simulations of 1200 DACs per one configuration point are executed to investigate the effects of using different values for K and X on the 99% yield INL.

First, these simulation show that with a fixed number of CalDAC transistors (P ), the highest improvement of INL is achieved when K = X, since then the number of possible combinations is maximized. For different values of K, X and unit transistor matching, the 99% yield INL values, with respect to 12 bits accuracy, are shown in Fig. 13. It is clear that using more transistors in the CalDAC results in more possibilities for the algorithm and hence higher improvement when applying the calibration method. It is also observed that the improvement between the intrinsic INL and the calibrated INL is constant when the values of K and X are fixed.

1% 10% 0.01 0.1 1 10 Matching 9 9 % yi e ld I N L (L SB) Intrinsic K=5, X=5 K=10, X=10 K=20, X=20 K=32, X=32 5 b it s imp ro ve me n t

Fig. 13. Matlab simulations showing the matching- and configuration-dependent 99% yield INL of the new calibration method

When for the exemplary 6+6bits DAC, 12 bit linearity is required and 99% yield for the INL specification, the combination of 3% unit transistor matching and a CalDAC with K= X = 20 results in an improvement of static linearity from 9.4 bits to 12.2 bits, while only increasing the current source area with approximately 30%.

(7)

To investigate the temperature coefficient of the proposed calibration method, the same transistor level simulation of section II is performed. After calibration, the temperature dependence of the difference between the two currents is less than 0.001% of the total output current over the complete temperature range, which is 1000 times lower than the conventional CalDAC calibration. Thus, the proposed calibration principle results in a temperature stable calibration.

C. Disturbance response

The same number of transistors is switched on in every CUE. Therefore, every CUE has approximately the same response to disturbances, independent of the correction current, which guarantees that the advantages of the calibration are also present at high speeds. For simulating the disturbance sensitivity, a disturbance voltage is added to the gate node voltage of the CalDAC transistors (Vb1 in Fig. 9), which in this CalDAC is the same as the gate node of the main current source transistors). The difference in output response of the two exemplary CUEs is shown as the bottom waveform in Fig. 8. Over the complete frequency band, the difference in response between the two CUEs is less than -70dB. Since the response difference is magnitudes lower than the conventional CalDAC, it is expected that the spurious emissions due to on-chip disturbances are significantly reduced when using the novel CalDAC implementation.

V. CONCLUSION

The proposed novel calibration method overcomes the problems with the cell-dependent temperature coefficients of the Calibrated Unit Elements. Also the cell-dependent

response to disturbances is reduced. Due to the reduction of these two cell-dependent responses, the spectral purity of the DAC output signal should be improved. The new calibration algorithm provides opportunities to improve the post calibration INL of a DAC. For an exemplary 6+6bits segmented current steering DAC, the expected 99% yield INL improves with almost 3 bits when using only 30% additional current cell area. The required additional hardware for the measurement loop is negligible.

The proposed new calibration method will obliviate the need for background calibration, while also providing calibration advantages to high DAC speeds.

REFERENCES

[1] M. Pelgrom, A. Duinmaijer, and A. Welbers, “Matching properties of MOS transistors,” IEEE J. Solid-State Circuits, vol. 24, pp. 1433–1439, Oct. 1989.

[2] G. Radulov, P. Quinn, J. Hegt, and A. van Roermund, “A start-up calibration method for generic current-steering D/A converters with optimal area solution,” in IEEE Int. Symp. on Circ. and Syst., vol. 1, pp. 788–791, May 2005.

[3] G. Radulov et al., “DAC correction and flexibility, classification, new methods and designs,” in Analog Circuit Design, pp. 79–105, 2010. [4] M. Clara et al., “A 1.5V 13bit 130-300MS/s self-calibrated DAC with

active output stage and 50MHz signal bandwidth in 0.13µm CMOS,” in

European Solid-State Circ. Conf., pp. 262–265, Sep. 2008.

[5] W. Schofield et al., “A 16b 400MS/s dac with <-80dBc IMD to 300MHz and <-160dBm/Hz noise power spectral density,” in IEEE Int. Solid-State

Circ. Conf., vol. 1, pp. 126–482, 7-11 Feb. 2003.

[6] G. Radulov et al., “A flexible 12-bit self-calibrated quad-core current-steering DAC,” in IEEE Asia Pacific Conf. on Circ. and Syst., pp. 25–28, Nov. 2008.

[7] G. Radulov et al., “An on-chip self-calibration method for current mismatch in D/A converters,” in European Solid-State Circ. Conf., pp. 169–172, Sep. 2005.

[8] G. Radulov, Flexible and Self-Calibrating Current-Steering

Digital-to-Analog Converters. PhD thesis, Eindhoven University of Technology,

Referenties

GERELATEERDE DOCUMENTEN

7 Wanneer we vervolgens een aantal functionele kenmerken van de soorten in de analyse betrekken, dan zien we dat de groep van soorten die op basis van milieucondi- ties

toren is nu gelijk aan de (richtings)cosinus van de hoek tussen de vectoren. De grootte van de correlatie komt overeen met de lengte van de projectie van de

system suffered of a high plasma background radiation signal caused by strong AI and All lines that reached the output slit of the monochromator by multiple

The aim in the first theme is to compare numerous modern metaheuristics, in- cluding several multi-objective evolutionary algorithms, an estimation of distribution algorithm and a

Het plangebied wordt aan de noordzijde begrensd door de Laarheidestraat, aan de oostzijde door Hof ter Motten, de zuidzijde door een agrarisch gebied en aan

Door de afwezigheid van bellen in het magnetisch gestabiliseerd bed mag worden verwacht dat de verblijftijdsspreiding van de gasstroming en ook de radiale gasmen- ging anders

Experimental set-up used at the CV28 cyclotron facility of the Forschungszentrum J¨ ulich to activate La2 O3 targets and Ti monitor foils for purposes of measuring the 139

4.14 CS method simulation results: Cell current during applied PRBS signals 67 4.15 CS method simulation results: Cell stimulus during applied PRBS signals 68 4.16 CS method